PASTIC Dspace Repository

Power Optimization using Low-Transition Rate based LFSR Pattern Generator

Show simple item record

dc.contributor.author Durrani, Y. A
dc.date.accessioned 2022-10-26T10:00:58Z
dc.date.available 2022-10-26T10:00:58Z
dc.date.issued 2017-04-08
dc.identifier.citation Durrani, Y. A. (2017). Power Optimization using Low-Transition Rate based LFSR Pattern Generator. Technical Journal, 22(2). en_US
dc.identifier.issn 2313-7770
dc.identifier.uri http://142.54.178.187:9060/xmlui/handle/123456789/13736
dc.description.abstract Dynamic power dissipation has been increased exponentially with the excessive switching of nodes inside the digital electronic circuits. Power dissipation on these circuits are highly input pattern dependent. This work exploits the generation of efficient input patterns with the ability to reduce maximum switching activity in the circuit by using linear feedback shift register (LFSR) technique. This approach is further modified by the insertion of the low-transition density with highly correlated signals in the LFSR-based patterns. The transition between different patterns reduces the substantial amount of switching activity in the circuit. Reduction in transition results the low dynamic power consumption. Power consumption have been estimated by using standard ISCAS 85 and 89 benchmark circuits. The experimental results demonstrate that power can be significantly optimized using this approach. en_US
dc.language.iso en en_US
dc.publisher Taxila:University of Engineering and Technology(UET)Taxila, Pakistan en_US
dc.subject Switching Activity en_US
dc.subject Digital Patterns Generator en_US
dc.subject Power Optimization en_US
dc.subject Benchmark Circuits en_US
dc.title Power Optimization using Low-Transition Rate based LFSR Pattern Generator en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account